




- > Optimizations, Races, and the Memory Model
- Ordering What: Acquire and Release
- Ordering How: Mutexes, Atomics, and/or Fences
- ▶ Other Restrictions on Compilers and Hardware (→ Bugs)
- Code Gen & Performance: x86/x64, IA64, POWER, ARM, ... ???
- Relaxed Atomics (as time allows)
- Coda: Volatile (as time allows)









The Talk In One Slide


Don't write a race condition or use non-default atomics and your code will do what you think.


Unless you:


(a) use compilers/hardware that can have bugs;

(b) are irresistably drawn to pull Random Big Red Levers; or

(c) are one of Those Folks who long to take over the gears in the Machine.









Two Key Concepts

- Sequential consistency (SC): Executing the program you wrote.
 - Defined in 1979 by Leslie Lamport as "the result of any execution is the same as if the reads and writes occurred in some order, and the operations of each individual processor appear in this sequence in the order specified by its program"
- Race condition: A memory location (variable) can be simultaneously accessed by two threads, and at least one thread is a writer.
 - Memory location == non-bitfield variable, or sequence of non-zerolength bitfield variables.
 - Simultaneously == without happens-before ordering.



Converging the SW and HW Models


- Sequential consistency for data race free programs (SC-DRF, or DRF0): Appearing to execute the program you wrote, as long as you didn't write a race condition.
 - Defined in 1990 by Sarita Adve and Mark Hill as "a formalization that prohibits data races in a program. We believe that this allows for faster hardware than an unconstrained synchronization model, without reducing software flexibility much, since a large majority of programs are already written using explicit synchronization operations and attempt to avoid data races."
 - The purpose is to define "a contract between software and hardware where hardware promises to appear sequentially consistent at least to the software that obeys a certain set of constraints which we have called the synchronization model. This definition is analogous to that given by Lamport for sequential consistency in that it only specifies how hardware should appear to software. ... It allows programmers to continue reasoning about their programs using the sequential model of memory."





Fact of Life


Transformations at all levels are **equivalent**.


 \Rightarrow Can reason about all transformations as reorderings of source code loads and stores.











Fact of Life

Software MMs have converged on SC for data-race-free programs (SC-DRF).

Java: SC-DRF required since 2005. C11 and C++11: SC-DRF default (relaxed == transitional tool).





How To Think About Races


Q: While debugging an optimized build, have you ever seen pink elephants?


In a race, one thread can see into another thread with the same view as a debugger.


- Optimizations, Races, and the Memory Model
- Ordering What: Acquire and Release
- Ordering How: Mutexes, Atomics, and/or Fences
- Other Restrictions on Compilers and Hardware (→ Bugs)
- Code Gen & Performance: x86/x64, IA64, POWER, ARM, ... ???
- Relaxed Atomics (as time allows)
- Coda: Volatile (as time allows)



















	"Plain" Acq/Rel	V	s.	SC Acq/Rel	
	acquire	V	V	acquire	V
	release	A	4	release	
4	release			release	4
▼	acquire	V	V	acquire	V







	low Do We Cope With Latency? Concurrency Everywhere	
Strategy	Technique	Can affect your code?
Parallelize leverage	Pipeline, execute out of order ("OoO"): Launch expensive memory operations earlier, and do other work while waiting.	Yes
compute power)	Add <u>hardware</u> threads: Have other work available for the <i>same CPU core</i> to perform while other work is blocked on memory.	No *
	Instruction cache	No
C ache Teverage	Data cache: Multiple levels. Unit of sharing = cache line.	Yes
capacity)	Other buffering: Perhaps the most popular is store buffering, because writes are usually more expensive.	Yes
Speculate	Predict branches: Guess whether an "if" will be true.	No
leverage	Other optimistic execution: E.g., try both branches?	No
pandwidth, compute)	Prefetch, scout: Warm up the cache.	No


* But you have to provide said other work (e.g., software threads) or this is useless!





- > Optimizations, Races, and the Memory Model
- Ordering What: Acquire and Release
- Ordering How: Mutexes, Atomics, and/or Fences
- ▶ Other Restrictions on Compilers and Hardware (→ Bugs)
- Code Gen & Performance: x86/x64, IA64, POWER, ARM, ... ???
- Relaxed Atomics (as time allows)
- Coda: Volatile (as time allows)








































- Optimizations, Races, and the Memory Model
- Ordering What: Acquire and Release
- Ordering How: Mutexes, Atomics, and/or Fences
- ▶ Other Restrictions on Compilers and Hardware (→ Bugs)
- Code Gen & Performance: x86/x64, IA64, POWER, ARM, ... ???
- Relaxed Atomics (as time allows)
- Coda: Volatile (as time allows)























The system **must never invent a write to a variable that wouldn't be written to** in an SC execution.


Q: Why?


If you the programmer can't see all the variables that get written to, you can't possibly know what locks to take.


















- Optimizations, Races, and the Memory Model
- Ordering What: Acquire and Release
- Ordering How: Mutexes, Atomics, and/or Fences
- Other Restrictions on Compilers and Hardware (→ Bugs)
- Code Gen & Performance: x86/x64, IA64, POWER, ARM, ... ???
- Relaxed Atomics (as time allows)
- Coda: Volatile (as time allows)

RECALL: Fact of Life


Software MMs have converged on SC for data-race-free programs (SC-DRF).

Java: SC-DRF required since 2005. C11 and C++11: SC-DRF default (relaxed == transitional tool).



Code	Generation
------	------------

	Load Ordinary SC Atomic		S [.] Ordinary	tore SC Atomic		CAS		
x86/x64	mov	mov	mov	xchg	cmpxchg			
http://www.cl.cam.ac.uk/~pes20/cpp/cpp0xmappings.html								



	L Ordinary	. oad SC At	omic_	Store nic Ordinary SC Atomic		CAS		
x86/x64	mov	mov	ornic.	mov	xchg	cmpxchg		
			On x86, SC atomic store could also be " mov + mfence " Q: Would it be a good idea for a compiler to choose that?					
			A: No.					
			(minor) 1. mfence is expensive, and anyway order semantic should be attached to the memory op (not be standalone)					
			(major) 2. Everybody on a given platform has to agree on the code gen, at least on compilation boundaries					

	Load Ordinary SC Atomic		S Ordinary	tore SC Atomic	CAS
(86/x64	mov	mov	mov	xchg	cmpxchg
A64	ld	ld.acq	st	st.rel; mf	cmpxchg.rel; mf

Code Generation

	L Ordinary	oad SC Atomic		tore SC Atomic	CAS		
x86/x64	mov	mov	mov	xchg	cmpxchg		
IA64	ld	ld.acq	st	st.rel; mf	cmpxchg.rel <mark>;</mark> mf		
			Q: Why after the store? A: Purely to prevent st.rel + ld.acq reordering, in cas there's a ld.acq to another location coming up soon.				
		http://www.c	l.cam.ac.uk/~pes20/	/con/con0ymanning	html		

	L Ordinary	.oad SC Atomic	S Ordinary	tore SC Atomic	CAS	
x86/x64	mov		mov			
IA64	ld	ld.acq	st	st.rel; mf	cmpxchg.rel; mf	
			A: No, that's broken.			
					C atomic store as " mf + st "?	
		(m	najor) 1. Id.acq and st.rel are a package deal			
	(major) 2. That wouldn't prevent st.rel + ld.acg reordering					

Code	Generation
------	------------

	L	oad	S	tore	CAS
	Ordinary	SC Atomic	Ordinary	SC Atomic	
x86/x64	mov		mov		
IA64	ld	ld.acq	st	st.rel; mf	cmpxchg.rel; mf
POWER	ld (sync; Id; cmp; bc; isync	st	sync; st	<pre>sync; loop: lwarx; cmp; bc _exit; stwcx.; bc _loop; isync; _exit:</pre>


Herb	Sutter

	l Ordinary	.oad SC Atomic	S Ordinary	tore SC Atomic	CAS
x86/x64	mov	mov	mov	xchg	cmpxchg
IA64	ld		st		
POWER	ld	sync; ld; cmp; bc; isync	st	sync; st	<pre>sync:_loop: lwarx; cmp; bc _exit; stwcx.; bc _loop; isync; _exit:</pre>
		Y	ou can <i>almo</i> away with lwsync he	an	

Code		eratior			
	L Ordinary	oad SC Atomic	S Ordinary	tore SC Atomic	CAS
x86/x64	mov		mov		
IA64	ld	ld.acq	st	st.rel; mf	cmpxchg.rel; mf
POWER	ld	sync; ld; cmp; bc; isvnc	st	sync; st	<pre>sync; loop: lwarx; cmp; bc _exit; stwcx.; bc _loop; isync; _exit:</pre>
Q: Why is t	his bad? an	d how bad?			
A: Heavy cos	st on loads i	is anathema.		State -	
primary r	ruction is ha eason wh s exist in C	ny relaxed "	() () () () () () () () () () () () () (/cpp/cpp0xmapping.	s.html

1

	L Ordinary	.oad SC Atomic	S Ordinary	tore SC Atomic	CAS
x86/x64	mov		mov		
IA64	ld		st		
POWER	ld	sync; ld; cmp; bc; isync	st st		
ARM v7	ldr	ldr dmb	str	dmb; str; dmb	dmb; _loop: Idrex roldval, [rptr]; mov rres, 0; teq roldval, rold; strexeq rres, rnewval, [rptr]; teq rres, 0;





Memory synchronization **actively works against** important modern hardware optimizations.

 \Rightarrow Want to do **as little as possible**.


Fact of Life


Software MMs have converged on SC for data-race-free programs (SC-DRF). Hardware MMs are disadvantaged unless SC acquire/release

are the primary HW MM instructions.


		oad SC Atomic	S Ordinary	tore SC Atomic	CAS
x86/x64	mov		mov		
IA64	ld		st		
POWER	ld	sync; ld; cmp; bc; isync	st		
ARM v7	ldr	ldr; dmb	str		
ARM v8	ldr	Idra	str	strl	


	Load		Store		CAS
	Ordinary	SC Atomic	Ordinary	SC Atomic	
ARM CP	Us: In Oct	2011. ARM ar	nounced n	ew "SC load a	cquire" and "SC store
		•			ture (32-bit and 64-bit).
NB: Indu	ustry first. A	And very new	– no annou	nced silicon ye	et from ARM or partners.
۱RM GP	Us: Currer	ntly have a stru	onger mem	orv model (fu	IV SC). ARIVI has















Fact of Life


Relaxed: Don't do it.


Data point from Hans Boehm:


"I would emphasize that we've taken great care that **without relaxed** atomics, 'simultaneously' really means what you thought it did."




































A: Increment can be relaxed (not a publish operation).
Decrement can be acq_rel (both acq+rel necessary, probably sufficient).


































It's always legal to **reduce** the set of possible executions.

Example: **a=1; a=2;** → **a=2;**

 \Rightarrow "as if" thread always ran really fast, window never exercised. OK because window **wasn't guaranteed to ever be exercised**,

so no valid code in another thread could rely on it.





Hans Boehm


The difference between acq_rel and seq_cst is generally whether the operation is required to participate in the single global order of sequentially consistent operations.


This has subtle and unintuitive effects.

The fences in the current standard may be the most experts-only construct we have in the language.











Roadmap

- > Optimizations, Races, and the Memory Model
- Ordering What: Acquire and Release
- Ordering How: Mutexes, Atomics, and/or Fences
- ▶ Other Restrictions on Compilers and Hardware (→ Bugs)
- Code Gen & Performance: x86/x64, IA64, POWER, ARM, ... ???
- Relaxed Atomics (as time allows)
- Coda: Volatile (as time allows)







Ordered Atomics vs. Unoptimizable Vars						
	Inter-thread synchronization	External memory locations (e.g., HW reg)				
	\Rightarrow Ordered atomic (atomic <t>)</t>	ightarrow Unoptimizable variable (C/C++ volatile)				
Atomic, all-or- nothing?	Yes, either for types T up to a certain size (Java and ≈.NET) or for all T (ISO C++)	No , in fact sometimes they cannot be naturally atomic (e.g., HW registers that must be unaligned or larger than CPU's native word size)				
Reorder/invent/elide ordinary memory ops across these special ops?	Some (1): in one direction only, down across an ordered atomic load or up across an ordered atomic store	Some (2) : one reading of the standard is "like I/O"; another is that ordinary loads can move across a volatile load/store in either direction, but ordinary stores can't				
Reorder/invent/elide these special ops themselves?	Some optimizations are allowed, such as combining two adjacent stores to the same location	No optimization possible; the compiler is not allowed to assume it knows anything about the type not even $v = 1$; $r1 = v$; $\rightarrow v = 1$; $r1=1$;				

The Talk In One Slide


Don't write a race condition or use non-default atomics and your code will do what you think.


Unless you:

(a) use compilers/hardware that can have bugs;

(b) are irresistably drawn to pull Random Big Red Levers; or

(c) are one of Those Folks who long to take over the gears in the Machine.





A Few Good Optimizations



Programmer (Tom Cruise): Kernel hardware, did you reorder the code I wrote?Judge: You don't have to answer that question.Compiler/Processor/Cache (Jack Nicholson): I'll answer the question.